A Methodology and Tool Framework for Supporting Rapid Exploration of Memory Hierarchies in FPGAs.

Harry Sidiropoulos, Kostas Siozios, Dimitrios Soudris

Browse the full FPL paper archive.