Wire Segment Length and Switch Box Co-Optimization for FPGA Architectures.

Kostas Siozios, Dimitrios Soudris

Browse the full FPL paper archive.