Pipelined Floating Point Arithmetic Optimized for FPGA Architectures.

Iakovos Stamoulis, Martin White, Paul F. Lister

Browse the full FPL paper archive.