Timing driven RTL-to-RTL partitioner for multi-FPGA systems.

Tobias Strauch

Browse the full FPL paper archive.