An efficient run-time router for connecting modules in FPGAS.

Jorge Surs, Cameron D. Patterson, Peter Athanas

Browse the full FPL paper archive.