A design support tool set for asynchronous circuits with bundled-data implementation on FPGAs.

Keitaro Takizawa, Shunya Hosaka, Hiroshi Saito

Browse the full FPL paper archive.