Dynamically reconfigurable dataflow architecture for high-performance digital signal processing on multi-FPGA platforms.

Sven-Ole Voigt, Thomas Teufel

Browse the full FPL paper archive.