Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA.

Junsong Wang, Qiuwen Lou, Xiaofan Zhang, Chao Zhu, Yonghua Lin, Deming Chen

Browse the full FPL paper archive.