Interconnection-Aware Resynthesis for Improving FPGA Physical Design.

Xiaoke Wang, Dirk Stroobandt

Browse the full FPL paper archive.