FPGA Resource Reduction Through Truncated Multiplication.

Kent E. Wires, Michael J. Schulte, Don McCarley

Browse the full FPL paper archive.