Skip to content

RISC-V Based SoC Design Featuring Fixed and Floating Point Units with Integrated FFT Accelerator for DSP Workloads.

Umer Kudachi, Saroja V. Siddamal, Shreevatsa Alawandi, Aishwarya Beedanal

Year2025
ProceedingsHiPCW

Browse the full HiPC paper archive.