Scalable Multi-cores with Improved Per-core Performance Using Off-the-critical Path Reconfigurable Hardware.

Tameesh Suri, Aneesh Aggarwal

Browse the full HiPC paper archive.