Skip to content

Aneesh Aggarwal

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

21

Venues

11

Active years

2001–2009

Best venue rank

A*

Where they publish

Papers

21 indexed papers, newest first.

YearVenueTitleAuthors
2009DATEArchitectural support for low overhead detection of memory violations.Saugata Ghose, Latoya Gilgeous, Polina Dudnik, Aneesh Aggarwal, Corey Waxman
2009VLSIDExploring the Limits of Port Reduction in Centralized Register Files.Sandeep Sirsi, Aneesh Aggarwal
2009VLSIDImproving Scalability and Per-Core Performance in Multi-Cores through Resource Sharing and Reconfiguration.Tameesh Suri, Aneesh Aggarwal
2008HiPCScalable Multi-cores with Improved Per-core Performance Using Off-the-critical Path Reconfigurable Hardware.Tameesh Suri, Aneesh Aggarwal
2008HPCASpeculative instruction validation for performance-reliability trade-off.Sumeet Kumar, Aneesh Aggarwal
2007HPDCMcGrid: framework for optimizing grid middleware on multi-core processors.Rajdeep Bhowmik, Chaitali Gupta, Madhusudhan Govindaraju, Aneesh Aggarwal
2007ICSIncreasing cache capacity through word filtering.Prateek Pujara, Aneesh Aggarwal
2007ICWSEfficient XML-Based Grid Middleware Design for Multi-Core Processors.Rajdeep Bhowmik, Chaitali Gupta, Madhusudhan Govindaraju, Aneesh Aggarwal
2006HiPCTrade-Offs in Transient Fault Recovery Schemes for Redundant Multithreaded Processors.Joseph J. Sharkey, Nayef Abu-Ghazeleh, Dmitry V. Ponomarev, Kanad Ghose, Aneesh Aggarwal
2006HPCAReducing resource redundancy for concurrent error detection techniques in high performance microprocessors.Sumeet Kumar, Aneesh Aggarwal
2006HPCAIncreasing the cache efficiency by eliminating noise.Prateek Pujara, Aneesh Aggarwal
2006ICPPAddress-Value Decoupling for Early Register Deallocation.Deniz Balkan, Joseph J. Sharkey, Dmitry Ponomarev, Aneesh Aggarwal
2005ICCDRestrictive Compression Techniques to Increase Level 1 Cache Capacity.Prateek Pujara, Aneesh Aggarwal
2005ICSReducing latencies of pipelined cache accesses through set prediction.Aneesh Aggarwal
2004HiPCSingle FU Bypass Networks for High Clock Rate Superscalar Processors.Aneesh Aggarwal
2004ICCDDefining Wakeup Width for Efficient Dynamic Scheduling.Aneesh Aggarwal, Manoj Franklin, Oguz Ergin
2003ICCDEnergy Efficient Asymmetrically Ported Register Files.Aneesh Aggarwal, Manoj Franklin
2001HiPCPutting Data Value Predictors to Work in Fine-Grain Parallel Processors.Aneesh Aggarwal, Manoj Franklin
2001ICSEvaluating the impact of memory system performance on software prefetching and locality optimizations.Abdel-Hameed A. Badawy, Aneesh Aggarwal, Donald Yeung, Chau-Wen Tseng
2001ISPASSAn empirical study of the scalability aspects of instruction distribution algorithms for clustered processors.Aneesh Aggarwal, Manoj Franklin
2001PLDIRelated Field Analysis.Aneesh Aggarwal, Keith H. Randall