Skip to content

Exploring the Limits of Port Reduction in Centralized Register Files.

Sandeep Sirsi, Aneesh Aggarwal

Year2009
ProceedingsVLSI Design

Browse the full VLSID paper archive.