Tiered-latency DRAM: A low latency and low cost DRAM architecture.

Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, Onur Mutlu

Browse the full HPCA paper archive.