A model of VLSI interconnect test based on boundary scan.

Yang Jiangping, Li Guixiang, Wang Wanglei

Browse the full ICARCV paper archive.