Parallelized Hardware Rough Set Processor Architecture in FPGA for Core Calculation in Big Datasets.

Maciej Kopczynski, Tomasz Grzes

Browse the full ICARCV paper archive.