A cost-error optimized architecture for 9/7 lifting based Discrete Wavelet Transform with balanced pipeline stages.

Alireza Aminlou, Fatemeh Refan, Mahmoud Reza Hashemi, Omid Fatemi, Saeed Safari

Browse the full ICASSP paper archive.