Skip to content

VLSI implementation of an area-efficient architecture for the Viterbi algorithm.

Carlos Cabrera, Montserrat Bo, Javier D. Bruguera

Year1997
ProceedingsICASSP

Browse the full ICASSP paper archive.