An efficient timing model for hardware implementation of multirate dataflow graphs.

Nitin Chandrachoodan, Shuvra S. Bhattacharyya, K. J. Ray Liu

Browse the full ICASSP paper archive.