High speed algorithm and VLSI architecture design for decoding BCH product codes.

Zhipei Chi, Keshab K. Parhi

Browse the full ICASSP paper archive.