Bandwidth-efficient cache-based motion compensation architecture with DRAM-friendly data access control.

Tzu-Der Chuang, Lo-Mei Chang, Tsai-Wei Chiu, Yi-Hau Chen, Liang-Gee Chen

Browse the full ICASSP paper archive.