A high-throughput, low power architecture and its VLSI implementation for DFT/IDFT computation.

Shen-Fu Hsiao, Wei-Ren Shiue

Browse the full ICASSP paper archive.