Automatic generation of synthesizable hardware implementation from high level RVC-cal description.

Khaled Jerbi, Mickal Raulet, Olivier Dforges, Mohamed Abid

Browse the full ICASSP paper archive.