Cost-efficient parallel lattice VLSI architecture for the IFFT/FFT in DMT transceiver technology.

An-Yeu Wu, Tsun-Shan Chan

Browse the full ICASSP paper archive.