Computing the entire active area/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator.

Michel R. C. M. Berkelaar, Pim H. W. Buurman, Jochen A. G. Jess

Browse the full ICCAD paper archive.