A power aware system level interconnect design methodology for latency-insensitive systems.

Vikas Chandra, Herman Schmit, Anthony Xu, Lawrence T. Pileggi

Browse the full ICCAD paper archive.