Skip to content

Timing yield optimization via discrete gate sizing using globally-informed delay PDFs.

Shantanu Dutt, Huan Ren

VenueAICCAD
Year2010
ProceedingsICCAD

Browse the full ICCAD paper archive.