Skip to content

Shaping a VLSI wire to minimize delay using transmission line model.

Youxin Gao, D. F. Wong

VenueAICCAD
Year1998
ProceedingsICCAD

Browse the full ICCAD paper archive.