Wireplanning in logic synthesis.

Wilsin Gosti, Amit Narayan, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli

Browse the full ICCAD paper archive.