Skip to content

Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint.

Li Jiang, Qiang Xu, Krishnendu Chakrabarty, T. M. Mak

VenueAICCAD
Year2009
ProceedingsICCAD

Browse the full ICCAD paper archive.