Analytical delay models for VLSI interconnects under ramp input.

Andrew B. Kahng, Kei Masuko, Sudhakar Muddu

Browse the full ICCAD paper archive.