Precise timing verification of logic circuits under combined delay model.

Shinji Kimura, Shigemi Kashima, Hiromasa Haneda

Browse the full ICCAD paper archive.