A novel sequential circuit optimization with clock gating logic.

Yu-Min Kuo, Shih-Hung Weng, Shih-Chieh Chang

Browse the full ICCAD paper archive.