Invited Paper: Verilog-to-PyG - A Framework for Graph Learning and Augmentation on RTL Designs.

Yingjie Li, Mingju Liu, Alan Mishchenko, Cunxi Yu

Browse the full ICCAD paper archive.