On Application of Output Masking to Undetectable Faults in Synchronous Sequential Circuits with Design-for-Testability Logic.

Irith Pomeranz, Sudhakar M. Reddy

Browse the full ICCAD paper archive.