Logic simulation on vector processors.

Ram Raghavan, John P. Hayes, William R. Martin

Browse the full ICCAD paper archive.