A bipartition-codec architecture to reduce power in pipelined circuits.

Shanq-Jang Ruan, Rung-Ji Shang, Feipei Lai, Shyh-Jong Chen, Xian-Jun Huang

Browse the full ICCAD paper archive.