Skip to content

Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization.

Yesin Ryu, Taewhan Kim

VenueAICCAD
Year2008
ProceedingsICCAD

Browse the full ICCAD paper archive.