Skip to content

Delay Optimization of Combinational Logic Circuits By Clustering and Partial Collapsing.

Herv J. Touati, Hamid Savoj, Robert K. Brayton

VenueAICCAD
Year1991
ProceedingsICCAD

Browse the full ICCAD paper archive.