Skip to content

RSizing: Robust Bayesian Optimization for Analog Circuit Sizing Under Process Variations.

Jindong Tu, Yapeng Li, Peng Xu, Tuo Li, Guoqing Li, Zushuai Xie, Bei Yu, Tinghuan Chen

VenueAICCAD
Year2025
ProceedingsICCAD

Browse the full ICCAD paper archive.