Automatic Generation of Cycle-Accurate Timing Models from RTL for Hardware Accelerators.

Yu Zeng, Aarti Gupta, Sharad Malik

Browse the full ICCAD paper archive.