A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS.

Samira Ataei, James E. Stine, Matthew R. Guthaus

Browse the full ICCD paper archive.