Skip to content

Circuit-level mismatch modelling and yield optimization for CMOS analog circuits.

Mingjing Chen, Alex Orailoglu

VenueCICCD
Year2007
ProceedingsICCD

Browse the full ICCD paper archive.