An efficient gate delay model for VLSI design.

Ting Wei Chiang, C. Y. Roger Chen, Wei-Yu Chen

Browse the full ICCD paper archive.