Skip to content

C. Y. Roger Chen

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

30

Venues

11

Active years

1988–2008

Best venue rank

A*

Where they publish

Papers

30 indexed papers, newest first.

YearVenueTitleAuthors
2008ICCDModeling and reduction of complex timing constraints in high performance digital circuits.Veerapaneni Nagbhushan, C. Y. Roger Chen
2007ICCDA technique for selecting CMOS transistor orders.Ting Wei Chiang, C. Y. Roger Chen, Wei-Yu Chen
2007ICCDAn efficient gate delay model for VLSI design.Ting Wei Chiang, C. Y. Roger Chen, Wei-Yu Chen
2007ICCDAlgorithms to simplify multi-clock/edge timing constraints.Veerapaneni Nagbhushan, C. Y. Roger Chen
2001DACTiming Driven Placement using Physical Net Constraints.Bill Halpin, C. Y. Roger Chen, Naresh Sehgal
1998VLSIDTechnique for Planning of Terminal Locations of Leaf Cells in Cell-Based Design with Routing Considerations.Bharat Krishna, C. Y. Roger Chen, Naresh Sehgal
1995ISCASSynthesis of Asynchronous Circuits - Testing Unique Circuit Behavior of Signal Transition Graphs.Calvin J. A. Hsia, C. Y. Roger Chen
1994DACSequencer-Based Data Path Synthesis of Regular Iterative Algorithms.Mohammed Aloqeely, C. Y. Roger Chen
1994ICCADAn object-oriented cell library manager.Naresh Sehgal, C. Y. Roger Chen, John M. Acken
1994ICCDEfficent Boolean Matching Algorithm for Cell Libraries.Qinghong Wu, C. Y. Roger Chen, John M. Acken
1994ISCASA High Performance General Purpose Multi-Point Signal Router.Naresh Kumar Seghal, C. Y. Roger Chen, John M. Acken
1994LCNPerformance Evaluation of HIPPI Interconnection System Using a Camp-On Strategy.Abdulaziz S. Mazyad, C. Y. Roger Chen
1993COMPSACMultimedia object modelling and storage allocation strategies for heterogeneous parallel access storage devices in real time multimedia computing systems.C. Y. Roger Chen, Kingsley C. Nwosu, P. Bruce Berra
1993DACPerformance Enhancement of CMOS VLSI Circuits by Transistor Reordering.Bradley S. Carlson, C. Y. Roger Chen
1993ICCIModeling and Storage Allocation Strategies for Homogeneous Parallel Access Storage Devices in Real Time Multimedia Information Processing.C. Y. Roger Chen, Kingsley C. Nwosu, P. Bruce Berra
1993SIGMETRICSA Markov-Modulated Bernoulli Process Approximation for the Analysis of Banyan Networks.Dikran S. Meliksetian, C. Y. Roger Chen
1992DACA Pin Permutation Algorithm for Improving Over-the-Cell Channel Routing.Cliff Yungchin Hou, C. Y. Roger Chen
1992HPDCIssues in Networking and Data Management of Distributed Multimedia Systems.P. Bruce Berra, C. Y. Roger Chen, Arif Ghafoor, Thomas D. C. Little
1992ICPPThe Signal Flow Model: A novel Data Driven Approach to Parallel Processing.Muhammad F. Mudawwar, C. Y. Roger Chen
1992SIGMETRICSPerformance Analysis of Communications in Static Interconnection Networks.Dikran S. Meliksetian, C. Y. Roger Chen
1991DACDatapath Scheduling for Two-Level Pipelining.C. Y. Roger Chen, Michael Z. Moricz
1991ICCADPost-Processor for Data Path Synthesis Using Multiport Memories.Imtiaz Ahmad, C. Y. Roger Chen
1991ICCADA Hierarchical Methodology to Improve Channel Routing by Pin Permutation.Cliff Yungchin Hou, C. Y. Roger Chen
1990DACA Transistor Reordering Technique for Gate Matrix Layout.Uminder Singh, C. Y. Roger Chen
1990ICPPEmbedding Networks with Ring Connections in Hypercube Machines.C. Y. Roger Chen, Yeh-Ching Chung
1990ICPPPermutation Capability of Multistage Interconnection Networks.Calvin J. A. Hsia, C. Y. Roger Chen
1990ICPPCommunication Aspects of the Cube Connected Cycles.Dikran S. Meliksetian, C. Y. Roger Chen
1989ICCDOn a class of (2n-1)-stage rearrangeable interconnection networks.Calvin J. A. Hsia, C. Y. Roger Chen
1988ICCADA new algorithm for CMOS gate matrix layout.C. Y. Roger Chen, Cliff Yungchin Hou
1988ICCADA new layout optimization methodology for CMOS complex gates.C. Y. Roger Chen, Cliff Yungchin Hou