Skip to content

A fast global gate collapsing technique for high performance designs using static CMOS and pass transistor logic.

Yanbin Jiang, Sachin S. Sapatnekar, Cyrus Bamji

VenueCICCD
Year1998
ProceedingsICCD

Browse the full ICCD paper archive.