Skip to content

A 32-bit Superscalar Microprocessor with 64-Bit Processing and High Bandwidth DRAM Interface.

Masahito Matsuo, Hiroyuki Kondo, Yukari Takata, Souichi Kobayashi, Mitsugu Satoh, Toyohiko Yoshida, Yuichi Saito, Jun-ichi Hinata

VenueCICCD
Year1994
ProceedingsICCD

Browse the full ICCD paper archive.