Microarchitecture aware gate sizing: A framework for circuit-architecture co-optimization.

Sanghamitra Roy, Koushik Chakraborty

Browse the full ICCD paper archive.