Skip to content

Sanghamitra Roy

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

43

Venues

10

Active years

2004–2026

Best venue rank

A*

Where they publish

Papers

43 indexed papers, newest first.

YearVenueTitleAuthors
2026VMCAIProbabilistic Verification for Modular Network-on-Chip Systems.Nick Waddoups, Jonah Boe, Arnd Hartmanns, Prabal Basu, Sanghamitra Roy, Koushik Chakraborty, Zhen Zhang
2023DACSTRIVE: Enabling Choke Point Detection and Timing Error Resilience in a Low-Power Tensor Processing Unit.Noel Daniel Gundi, Zinnia Muntaha Mowri, Andrew Chamberlin, Sanghamitra Roy, Koushik Chakraborty
2021DACUPTPU: Improving Energy Efficiency of a Tensor Processing Unit through Underutilization Based Power-Gating.Pramesh Pandey, Noel Daniel Gundi, Koushik Chakraborty, Sanghamitra Roy
2021FMICSProbabilistic Verification for Reliability of a Two-by-Two Network-on-Chip System.Riley Roberts, Benjamin Lewis, Arnd Hartmanns, Prabal Basu, Sanghamitra Roy, Koushik Chakraborty, Zhen Zhang
2020ASPDACEFFORT: Enhancing Energy Efficiency and Error Resilience of a Near-Threshold Tensor Processing Unit.Noel Daniel Gundi, Tahmoures Shabanian, Prabal Basu, Pramesh Pandey, Sanghamitra Roy, Koushik Chakraborty, Zhen Zhang
2019DACGreenTPU: Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit.Pramesh Pandey, Prabal Basu, Koushik Chakraborty, Sanghamitra Roy
2019DATEPredicting Critical Warps in Near-Threshold GPGPU Applications using a Dynamic Choke Point Analysis.Sourav Sanyal, Prabal Basu, Aatreyi Bal, Sanghamitra Roy, Koushik Chakraborty
2019FMICSProbabilistic Verification for Reliable Network-on-Chip System Design.Benjamin Lewis, Arnd Hartmanns, Prabal Basu, Rajesh Jayashankara Shridevi, Koushik Chakraborty, Sanghamitra Roy, Zhen Zhang
2018DATETrident: A comprehensive timing error resilient technique against choke points at NTC.Aatreyi Bal, Sanghamitra Roy, Koushik Chakraborty
2018ISLPEDReliability and Uniformity Enhancement in 8T-SRAM based PUFs operating at NTC.Pramesh Pandey, Asmita Pal, Koushik Chakraborty, Sanghamitra Roy
2018ISLPEDACE-GPU: Tackling Choke Point Induced Performance Bottlenecks in a Near-Threshold Computing GPU.Tahmoures Shabanian, Aatreyi Bal, Prabal Basu, Koushik Chakraborty, Sanghamitra Roy
2017DATERevamping timing error resilience to tackle choke points at NTC systems.Aatreyi Bal, Shamik Saha, Sanghamitra Roy, Koushik Chakraborty
2016DACSwiftGPU: fostering energy efficiency in a near-threshold GPU through a tactical performance boost.Prabal Basu, Hu Chen, Shamik Saha, Koushik Chakraborty, Sanghamitra Roy
2016DACCatching the flu: emerging threats from a third party power management unit.Rajesh Jayashankara Shridevi, Chidhambaranathan Rajamanikkam, Koushik Chakraborty, Sanghamitra Roy
2016DACSynergistic timing speculation for multi-threaded programs.Atif Yasin, Jeff Jun Zhang, Hu Chen, Siddharth Garg, Sanghamitra Roy, Koushik Chakraborty
2016DATEPRADA: Combating voltage noise in the NoC power supply through flow-control and routing algorithms.Prabal Basu, Rajesh Jayashankara Shridevi, Koushik Chakraborty, Sanghamitra Roy
2016ICCADBoostNoC: power efficient network-on-chip architecture for near threshold computing.Chidhambaranathan Rajamanikkam, Rajesh J. S., Koushik Chakraborty, Sanghamitra Roy
2015DACOpportunistic turbo execution in NTC: exploiting the paradigm shift in performance bottlenecks.Hu Chen, Dieudonne Manzi, Sanghamitra Roy, Koushik Chakraborty
2015ISLPEDTackling voltage emergencies in NoC through timing error resilience.Rajesh Jayashankara Shridevi, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy
2014DACFort-NoCs: Mitigating the Threat of a Compromised NoC.Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy
2014DATEDARP: Dynamically Adaptable Resilient Pipeline design in microprocessors.Hu Chen, Sanghamitra Roy, Koushik Chakraborty
2013DACDMR3D: dynamic memory relocation in 3D multicore systems.Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy
2013DACHCI-tolerant NoC router microarchitecture.Dean Michael Ancajas, James McCabe Nickerson, Koushik Chakraborty, Sanghamitra Roy
2013DACEfficiently tolerating timing violations in pipelined microprocessors.Koushik Chakraborty, Brennan Cozzens, Sanghamitra Roy, Dean Michael Ancajas
2013DATEProactive aging management in heterogeneous NoCs through a criticality-driven routing approach.Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy
2013ICCDLong term sustainability of differentially reliable systems in the dark silicon era.Jason M. Allred, Sanghamitra Roy, Koushik Chakraborty
2013ICCDA global router on GPU architecture.Yiding Han, Koushik Chakraborty, Sanghamitra Roy
2012DACTowards graceful aging degradation in NoCs through an adaptive routing algorithm.Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy
2012DACPredicting timing violations through instruction-level path sensitization analysis.Sanghamitra Roy, Koushik Chakraborty
2012DATEAn MILP-based aging-aware routing algorithm for NoCs.Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy
2012ICCDDOC: Fast and accurate congestion analysis for global routing.Yiding Han, Koushik Chakraborty, Sanghamitra Roy
2012ICCDMitigating NBTI in the physical register file through stress prediction.Saurabh Kothawade, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy
2012ISLPEDDesigning for dark silicon: a methodological perspective on energy efficient systems.Jason M. Allred, Sanghamitra Roy, Koushik Chakraborty
2011DATETopologically homogeneous power-performance heterogeneous multicore systems.Koushik Chakraborty, Sanghamitra Roy
2011ICCADExploring high throughput computing paradigm for global routing.Yiding Han, Dean Michael Ancajas, Koushik Chakraborty, Sanghamitra Roy
2011VLSIDA GPU Algorithm for IC Floorplanning: Specification, Analysis and Optimization.Yiding Han, Koushik Chakraborty, Sanghamitra Roy, Vilasita Kuntamukkala
2010ICCDMicroarchitecture aware gate sizing: A framework for circuit-architecture co-optimization.Sanghamitra Roy, Koushik Chakraborty
2010VLSIDRethinking Threshold Voltage Assignment in 3D Multicore Designs.Koushik Chakraborty, Sanghamitra Roy
2008ASPDACAn optimal algorithm for sizing sequential circuits for industrial library based designs.Sanghamitra Roy, Yu Hen Hu, Charlie Chung-Ping Chen, Shih-Pin Hung, Tse-Yu Chiang, Jiuan-Guei Tseng
2007ASPDACSmartSmooth: A linear time convexity preserving smoothing algorithm for numerically convex data with application to VLSI design.Sanghamitra Roy, Charlie Chung-Ping Chen
2005ICCADConvexFit: an optimal minimum-error convex fitting and smoothing algorithm with application to gate-sizing.Sanghamitra Roy, Weijen Chen
2004DACAn algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design.Sanghamitra Roy, Prithviraj Banerjee
2004FPGAAn algorithm for trading off quantization error with hardware resources for MATLAB based FPGA design.Sanghamitra Roy, Debjit Sinha, Prithviraj Banerjee